(China (Mainland))
Product Summary
The ISPGDX160VA3B208-5I is an In-System Programmable 3.3V Generic Digital Crosspoint. The ISPGDX160VA3B208-5I features fast operation, with input-to-output signal delays (Tpd) of 3.5ns and clock-to-output delays of 3.5ns. The architecture of the ISPGDX160VA3B208-5I consists of a series of programmable I/O cells interconnected by a Global Routing Pool (GRP).
Parametrics
ISPGDX160VA3B208-5I absolute maximum ratings: (1)Supply Voltage Vcc:-0.5 to +5.4V; (2)Input Voltage Applied:-0.5 to +5.6V; (3)Off-State Output Voltage Applied:-0.5 to +5.6V; (4)Storage Temperature:-65 to 150℃; (5)Case Temp. with Power Applied:-55 to 125℃; (6)Max. Junction Temp. (T ) with Power Applied:150℃.
Features
ISPGDX160VA3B208-5I features: (1)3.3V Core Power Supply; (2)3.5ns Input-to-Output/3.5ns Clock-to-Output Delay; (3)250MHz Maximum Clock Frequency; (4)TTL/3.3V/2.5V Compatible Input Thresholds and Output Levels(Individually Programmable); (5)Low-Power: 16.5mA Quiescent Icc; (6)24mA IOL Drive with Programmable Slew Rate Control Option; (7)PCI Compatible Drive Capability; (8)Schmitt Trigger Inputs for Noise Immunity; (9)Electrically Erasable and Reprogrammable; (10)Non-Volatile E2CMOS Technology; (11)Combinatorial/Latched/Registered Inputs or Outputs; (12)Individual I/O Tri-state Control with Polarity Control; (13)Dedicated Clock/Clock Enable Input Pins (four) or Programmable Clocks/Clock Enables from I/O Pins(40); (14)Single Level 4:1 Dynamic Path Selection (Tpd = 3.5ns); (15)Programmable Wide-MUX Cascade Feature Supports up to 16:1 MUX; (16)Programmable Pull-ups, Bus Hold Latch and Open Drain on I/O Pins; (17)MS Windows or NT / PC-Based or Sun O/S; (18)Easy Text-Based Design Entry; (19)Automatic Signal Routing; (20)Program up to 100 ISP Devices Concurrently; (21)Simulator Netlist Generation for Easy Board-Level Simulation.
Diagrams
 |
 ISPGAL22LV10-10LJ |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
|
ISPGAL22LV10-10LJI |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
|
ISPGAL22LV10-10LK |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
|
ISPGAL22LV10-10LKI |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
|
ISPGAL22LV10-15LJ |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
|
ISPGAL22LV10-15LJI |
Lattice |
SPLD - Simple Programmable Logic Devices PROGRAMMABLE LO VOLT E2CMOS PLD |
Data Sheet |
Negotiable |
|
||||
